

Miniature, 2W Isolated REGULATED DC/DC CONVERTERS

FEATURES

- UL1950 Recognized
- DIP-18 and SO-10 Packages
- 55 W/in³ (3.3 W/cm³) Power Density
- Device-to-Device Synchronization
- Thermal Protection
- 1000 Vrms Isolation
- 400 kHz Switching
- 125 FITS at 55°C
- Short-Circuit Protection
- 12-V, 24-V Inputs
- 5-V Outputs

APPLICATIONS


- Point-of-Use Power Conversion
- Digital Interface Power
- Ground Loop Elimination
- Power-Supply Noise Reduction

DESCRIPTION

The DCR02 family is a series of high-efficiency, input-isolated, output-regulated DC/DC converters. In addition to 2-W nominal, galvanically-isolated output power capability, this range of converters offers very low output noise and high accuracy.

The DCR02 family is implemented in standard molded device packaging, providing standard JEDEC outlines suitable for high-volume assembly.

The DCR is manufactured using the same technology as standard device packages, thereby achieving very high reliability.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.

DCR02 SERIES

SBVS028B – DECEMBER 2000 – REVISED DECEMBER 2007



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.


ORDERING INFORMATION(1)

PRODUCT	PACKAGE-LEAD	PACKAGE DESIGNATOR	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY
DCR021205	DIP-18	NVE	-40°C to +70°C	DCR021205P	DCR021205P	Rail, 20
	SO-10(2)	DVS	-40°C to +70°C	DCR021205P-U	DCR021205P-U	Rail, 20
	SO-10(2)	DVS	-40°C to +70°C	DCR021205P-U	DCR021205P-U/700	Tape and Reel, 700
DCR022405	DIP-18	NVE	-40°C to +70°C	DCR022405P	DCR022405P	Rail, 20
	SO-10(2)	DVS	-40°C to +70°C	DCR022405P-U	DCR022405P-U	Rail, 20
	SO-10(2)	DVS	-40°C to +70°C	DCR022405P-U	DCR022405P-U/700	Tape and Reel, 700

(1) For the most current package and ordering information, refer to our web site at www.ti.com.

(2) SO-10 packages have 18 pins, but only 10 pins are active.

SUPPLEMENTAL ORDERING INFORMATION




ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted(1)

	DCR02 SERIES	UNIT
Input Voltage	DCR0212	15 V
	DCR0224	29 V
Storage Temperature	-60 to +125	°C
Lead Temperature (wave soldering, 10s)	+ 260	°C

(1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

PIN ASSIGNMENTS



Terminal Functions

TERMINAL NAME	NO.	I/O	DESCRIPTION
V_S	1	I	Voltage input
NC	2		No connection
V_{REC}	7	O	Rectified output
$0V_{OUT}$	8	O	Output ground
V_O	9	O	Voltage output
DNC	10		Do not connect
ENABLE	11	O	Output voltage enable
\overline{ERROR}	12	O	Error flag active low
$0V_{IN}$	17	I	Input ground
SYNC	18	I	Synchronization input

NOTE: I = input and O = output.

ELECTRICAL CHARACTERISTICS

 At $T_A = +25^\circ\text{C}$, $V_S = \text{nominal}$, $I_{O\text{UT}} = 10\text{mA}$, $C_{O\text{UT}} = 0.1\mu\text{F}$ ceramic, and $C_{I\text{N}} = 2.2\mu\text{F}$ ceramic, unless otherwise noted⁽¹⁾.

PARAMETER		TEST CONDITIONS	DCR02 SERIES			UNITS
			MIN	TYP	MAX	
OUTPUT						
Setpoint	DCR021205			5		V
	DCR022405			5		V
Setpoint accuracy				0.5%	2.0%	
Maximum output current	DCR021205				400	mA
	DCR022405				400	mA
Output short-circuit protected		Duration		Infinite		
Line regulation	DCR021205			1		mV/V
	DCR022405			1		mV/V
Over line and load		10mA to 400mA load, over input voltage range		1.0%	2.5%	
Versus temperature		-40°C to +70°C		1.0%		
Ripple and noise	DCR0212 ripple	20-MHz bandwidth, 50% load ⁽¹⁾		18		mV _{pp}
	DCR0212 noise	100-MHz bandwidth, 50% load ⁽¹⁾		20		mV _{pp}
	DCR0224 ripple	20-MHz bandwidth, 50% load ⁽¹⁾		18		mV _{pp}
	DCR0224 noise	100-MHz bandwidth, 50% load ⁽¹⁾		25		mV _{pp}
INPUT						
Nominal voltage, V_S	DCR021205			12		V
	DCR022405			24		V
Voltage range				-10%	+10%	
Supply current	DCR021205	$I_O = 0\text{ mA}$		15		mA
		$I_O = 10\text{ mA}$		23		mA
		$I_O = 400\text{ mA}$		250		mA
	DCR022405	$I_O = 0\text{ mA}$		15		mA
		$I_O = 10\text{ mA}$		17		mA
		$I_O = 400\text{ mA}$		129		mA
Reflected ripple current		20-MHz bandwidth, 100% load ⁽¹⁾		8		mApp
ISOLATION						
Voltage	1-s flash test			1		kVrms
	60-s test, UL1950 ⁽²⁾			1		kVrms
Input/output capacitance				25		pF
OUTPUT ENABLE CONTROL						
Logic high input voltage				2.0	V_{REC}	V
Logic high input current		$2.0 < V_{\text{ENABLE}} < V_{\text{REC}}$		100		nA
Logic low input voltage				-0.2	0.5	V
Logic low input current		$0 < V_{\text{ENABLE}} < 0.5$		100		nA
ERROR FLAG						
Logic high open collector leakage		$V_{\text{ERROR}} = 5\text{ V}$			10	μA
Logic low output voltage		Sinking 2 mA			0.4	V
THERMAL SHUTDOWN						
Junction temperature	Temp activated			+150		°C
	Temp deactivated			+130		°C

⁽¹⁾ Ceramic capacitors, $C_{I\text{N}} = 2.2\mu\text{F}$, $C_{\text{FILTER}} = 1\mu\text{F}$, and $C_{O\text{UT}} = 0.1\mu\text{F}$.

⁽²⁾ During UL1950 recognition test only.

DCR02 SERIES

SBVS028B – DECEMBER 2000 – REVISED DECEMBER 2007

ELECTRICAL CHARACTERISTICS (continued)



At $T_A = +25^\circ\text{C}$, $V_S = \text{nominal}$, $I_{OUT} = 10\text{mA}$, $C_{OUT} = 0.1\mu\text{F}$ ceramic, and $C_{IN} = 2.2\mu\text{F}$ ceramic, unless otherwise noted⁽¹⁾.

PARAMETER	TEST CONDITIONS	DCR02 SERIES			UNITS
		MIN	TYP	MAX	
Synchronization Pin					
Max external capacitance on SYNC pin				3	pF
Internal oscillator frequency		720	800	880	kHz
External synchronization frequency		720		880	kHz
External synchronization signal high		2.5	2.5	5.0	V
External synchronization signal low		0		0.4	V
Temperature Range					
Operating		-40		+70	$^\circ\text{C}$

(1) Ceramic capacitors, $C_{IN} = 2.2\mu\text{F}$, $C_{FILTER} = 1\mu\text{F}$, and $C_{OUT} = 0.1\mu\text{F}$.

(2) During UL1950 recognition test only.

TYPICAL CHARACTERISTICS



FUNCTIONAL DESCRIPTION

OVERVIEW

The DCR02 series offers isolation from an unregulated power supply operating from a choice of input voltages. This series provides a variety of regulated output voltages at a nominal output power of 2 W.

POWER STAGE

The input supply is chopped at a frequency of 400 kHz (internal oscillator divided by 2), which is used to drive the center-tapped toroidal transformer.

RECTIFICATION

The transformer output is full wave rectified and smoothed by the external capacitor connected to V_{REC} .

REGULATOR

The internal low-dropout regulator provides a well-regulated output voltage throughout the operating range of the device.

OSCILLATOR AND WATCHDOG

The DCR02 uses an internal saw-tooth generator to provide the 800-kHz onboard oscillator that is used to drive the power switching circuit. The operation of the oscillator is monitored by the watchdog, which three-states the output driver circuit if the oscillator fails or if the SYNC pin is taken low (shutdown mode). When the SYNC pin is returned high, normal operation resumes.

SYNCHRONIZATION

If more than one DCR02 is being used, beat frequencies and other electrical interference can be generated. This interference is due to the small variations in switching frequencies between the converters. The DCR02 overcomes this by allowing devices to be synchronized to one another. Up to eight devices can be synchronized by connecting the SYNC pins together, with care being taken to minimize the capacitance of tracking.

Significant stray capacitance on the SYNC pin reduces the frequency of the internal oscillator. If this reduction is large, the DCR02 may be taken out with its optimized operating parameters, and saturation of the magnetics may result, damaging the device.

If devices are synchronized, it should be noted that all devices draws maximum current simultaneously at start up. This can cause the input voltage to dip. Should it fall below the minimum input voltage, the devices may not start up. A low equivalent series resistance (ESR) 2.2- μ F ceramic capacitor should be connected as close to the device input pins as possible.

If more than eight devices are required to be synchronized, it is recommended that external synchronization be used. Details of this procedure are contained in application report SBAA035, *External Synchronization of the DCP01/02 Series of DC/DC Converters*, available for download at www.ti.com.

CONSTRUCTION

The DCR02 is manufactured using the same technology as standard IC packages. There is no substrate within the package. The DCR02 is constructed using a driver IC, low-dropout voltage regulator, rectifier diodes, and a wound magnetic toroid, all mounted on a leadframe. The DCR02 requires no special printed circuit board (PCB) assembly processing, since there is no solder within the package. The result is an isolated DC/DC converter with inherently high reliability.

DCR02 SERIES

SBVS028B – DECEMBER 2000 – REVISED DECEMBER 2007

ADDITIONAL FUNCTIONS

DISABLE/ENABLE

The DCR02 can be disabled or enabled by driving the SYNC pin using an open drain CMOS gate. If the SYNC pin is pulled low, the DCR02 is disabled. The disable time depends upon the external loading. The internal disable function is implemented in 2 μ s. Removal of the pull down enables the DCR02.

Capacitance loading on the SYNC pin should be minimized in order to prevent a reduction in the internal oscillator frequency. See application report SBAA035 for information on how to nullify the effects of additional capacitance on the SYNC pin. The oscillator frequency can be measured at V_{REC} , as this is the fundamental frequency of the ripple component.

OUTPUT ENABLE/DISABLE

The regulated output of the DCR02 can be disabled by pulling the ENABLE pin low (by connecting ENABLE to $0V_{OUT}$). Holding the ENABLE pin high (connect ENABLE to V_{REC}) enables the regulated output voltage, thus allowing the output to be controlled from the isolated side, as shown in Figure 3.

ERROR FLAG

The DCR02 has an \overline{ERROR} pin which provides a *power good* flag, as long as the internal regulator is in regulation.

DECOUPLING

Ripple Reduction

Due to the very low forward resistance of the DMOS switching transistors, high-current demands are placed upon the input supply for a short time. By placing a good quality low ESR 2.2- μ F ceramic capacitor close to the IC supply input pins, the effects on the power supply can be minimized.

The high switching frequency of 400 kHz allows relatively small values of capacitors to be used for filtering the rectified output voltage. A good quality, low ESR 1 μ F ceramic capacitor placed close to the V_{REC} pin and output ground reduces the ripple.

It is not recommended that the DCR02 be fitted using an IC socket because this degrades performance.

The output at V_{REC} is full wave rectified and produces a ripple of 800 kHz.

It is recommended that a 0.1- μ F, low ESR ceramic capacitor be connected close to the output pin and ground to reduce noise on the output. The capacitor values listed are minimum values. If lower ripple is required, the ceramic filter capacitor should be increased in value to 2.2 μ F.

NOTE: As with all switching power supplies, the best performance is only obtained with low ESR ceramic capacitors connected close to the respective buses. If low ESR ceramic capacitors are not used, the ESR generates a voltage drop when the capacitor is supplying the load power. Often a larger capacitor is chosen for this purpose when a low ESR smaller capacitance performs just as well.




Figure 3. DCR02 with a Single Output

APPLICATION NOTES

DCR02 SINGLE VOLTAGE OUTPUT

The DCR02 can be used to provide a single voltage output by connecting the circuit as shown in Figure 3. The $\overline{\text{ERROR}}$ output signal is pulled up to the value of V_{OUT} for the particular DCR02 being used. The value of R_{ERR} depends on the loading on the $\overline{\text{ERROR}}$ line; however, the total load on the $\overline{\text{ERROR}}$ line must not exceed the value given in the specification.

The output can be permanently enabled by connecting the ENABLE pin to the V_{REC} pin. The DCR02 can be enabled remotely by connecting the ENABLE pin to V_{REC} via a pull-up resistor (R_{EN}); the value of this resistor is not critical for the DCR02 since only a small current flows. Switch SW1 can be used to pull the ENABLE pin low, thus disabling the output. The switching devices can be a bipolar transistor, FET, or a mechanical device; the main load that it senses is R_{EN} .

GENERATING TWO POSITIVE OUTPUT VOLTAGES

Two DCR02s can be used to create two +5-V output voltages, as shown in Figure 4. The two DCR02s are connected in self-synchronization, thus locking the oscillators of both devices to a single frequency.

The $\overline{\text{ERROR}}$ and ENABLE facilities can be used in a similar configuration for a single DCR02. The filter capacitors connected to the V_{REC} pins (C_{FILTER}) should be kept separate from each other and connected in close proximity to the respective DCR02. If similar output voltages are being used, it is not recommended that a single filter capacitor (with an increased capacitance) be used with both V_{REC} pins connected together, since this could result in the overloading of one of the devices.




Figure 4. Generating Two Positive Voltages from Self-Synchronized DCR02s

DCR02 SERIES

SBVS028B – DECEMBER 2000 – REVISED DECEMBER 2007

GENERATION OF DUAL POLARITY VOLTAGES FROM TWO SELF-SYNCHRONIZED DCR02s

Two DCR02s can be configured to produce a dual polarity supply (that is, ± 5 V); the circuit must be connected as shown in Figure 5.

It should be observed that both DCR02s are positive voltage regulators; therefore the $\overline{\text{ERROR}}$, ENABLE, and V_{REC} pins are relative to their respective devices, 0 V, and must not be connected together.

PCB LAYOUT

RIPPLE AND NOISE

Careful consideration should be given to the layout of the PCB in order for the best results to be obtained.

The DCR02 is a switching power supply and as such can place high peak current demands on the input supply. In order to avoid the supply falling momentarily during the fast switching pulses, ground and power planes should be used to track the power to the input of DCR02; this also serves to reduce noise on the circuit. If this is not possible,

the supplies must be connected in a star formation, with the tracks made as wide as possible.

If the SYNC pin is being used, the tracking between device SYNC pins should be short, to avoid stray capacitance. If the SYNC pin is not being used, it is advisable to place a guard ring (connected to input ground) around this pin to avoid any noise pickup.

The output should be taken from the device using ground and power planes. This ensures minimum losses.

A good quality, low ESR ceramic capacitor placed as close as practical across the input reduces reflected ripple and ensure a smooth startup.

Additionally, a good quality, low ESR ceramic capacitor placed as close as practical across the rectifier output terminal and output ground also gives the best ripple and noise performance.

THERMAL MANAGEMENT

Due to the high power density of this device, it is advisable to provide a ground plane on the output. The output regulator is mounted on a copper leadframe, and a ground plane serves as an efficient heatsink.




Figure 5. Dual Polarity Voltage Generation from Two Self-Synchronized DCR02s

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
DCR021205P	ACTIVE	PDIP	NVE	10	20	Pb-Free (RoHS)	Cu NiPdAu	N / A for Pkg Type
DCR021205P-U	ACTIVE	SOP	DVS	10	20	Pb-Free (RoHS)	Cu NiPdAu	Level-3-260C-168 HR
DCR022405P	ACTIVE	PDIP	NVE	10	20	Pb-Free (RoHS)	Cu NiPdAu	N / A for Pkg Type
DCR022405P-U	ACTIVE	SOP	DVS	10	20	Pb-Free (RoHS)	Cu NiPdAu	Level-3-260C-168 HR
DCR022405P-U/700	ACTIVE	SOP	DVS	10	700	Pb-Free (RoHS)	Cu NiPdAu	Level-3-260C-168 HR

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION



QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DCR022405P-U/700	SOP	DVS	10	700	330.0	32.4	11.0	20.0	5.7	16.0	32.0	Q1

TAPE AND REEL BOX DIMENSIONS




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DCR022405P-U/700	SOP	DVS	10	700	406.0	348.0	63.0

DVS (R-PDSO-G10/18)


PLASTIC SMALL-OUTLINE PACKAGE



- NOTES: A. All linear dimensions are in inches (millimeters).
 B. This drawing is subject to change without notice.
 C. Dimensions do not include mold flash or protrusions.
 Mold flash or protrusions shall not exceed 0.010 (0,25).
 D. Maximum dimension does not include dambar protrusions. Dambar protrusions shall not exceed 0.010 (0,25)
 E. Distance between leads including dambar protrusions to be 0.005 (0,13) minimum.
 F. A visual index feature must be located within the cross-hatched area.
 G. For automatic insertion, any raised irregularity on the top surface (step, mesa, etc.) shall be symmetrical about the lateral and longitudinal package centerlines.

NVE (R-PDIP-T10/18)

PLASTIC DUAL-IN-LINE



- NOTES:
- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. Falls within JEDEC MS-001-AC with the exception of lead count.
 - D.** Dimensions do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010 (0,25).
 - E.** Dimensions measured with the leads constrained to be perpendicular to Datum C.
 - F.** Dimensions are measured at the lead tips with the leads unconstrained.
 - G. A visual index feature must be located within the cross-hatched area.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products

Amplifiers	amplifier.ti.com
Data Converters	dataconverter.ti.com
DSP	dsp.ti.com
Clocks and Timers	www.ti.com/clocks
Interface	interface.ti.com
Logic	logic.ti.com
Power Mgmt	power.ti.com
Microcontrollers	microcontroller.ti.com
RFID	www.ti-rfid.com
RF/IF and ZigBee® Solutions	www.ti.com/lprf

Applications

Audio	www.ti.com/audio
Automotive	www.ti.com/automotive
Broadband	www.ti.com/broadband
Digital Control	www.ti.com/digitalcontrol
Medical	www.ti.com/medical
Military	www.ti.com/military
Optical Networking	www.ti.com/opticalnetwork
Security	www.ti.com/security
Telephony	www.ti.com/telephony
Video & Imaging	www.ti.com/video
Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2008, Texas Instruments Incorporated